Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Report

Works title

Examination Report for the PhD Thesis "Architekture and protocols for networks-on-chip implemented in FPGA devices" by mr. Jakub Siast

Authors

Title variant

PL Recenzja rozprawy doktorskiej mgr inż. Jakuba Siasta

Work ID

r426_2019

Date

14.11.2019

Language

english

Number of pages or volume of work

3

Type of work

review

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.