Thesis
Title
Implementacja szyfru PP-1 w strukturze FPGA
Department
Wydział Elektryczny, Politechnika Poznańska
Promoters
Reviewers
Title variant
EN Implementation of the PP-1 cipher in FPGA structure
Language
polish
Type
master thesis
Date of defense
13.10.2016
System created by Poznań University of Technology
and Poznan Supercomputing and Networking Center
Log in through eKonto to add to SIS