Thesis
Title
System testowania stanów dla FPGA
Department
Wydział Informatyki, Politechnika Poznańska
Promoters
Reviewers
Title variant
EN System state tester for FPGA
Language
polish
Type
master thesis
Date of defense
26.06.2018
System created by Poznań University of Technology
and Poznan Supercomputing and Networking Center
Log in through eKonto to add to SIS