Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Article

Download BibTeX

Title

Design and realization of Two-Operand Modular Adders in the FPGA

Authors

Year of publication

2012

Published in

Poznan University of Technology Academic Journals. Electrical Engineering

Journal year: 2012 | Journal number: Issue 71

Article type

scientific article

Publication language

english

Keywords
EN
  • Two-Operand Modular Adders
  • TOMA
  • FPGA
Abstract

EN The paper presents the structure of modular adders implemented in the Xilinx environment with the use of the Virtex 6 family. Two types of adders are considered, one is for 5-bit moduli and the other is for 6-bit moduli. Their structures have been designed and experimental results have been shown.

Pages (from - to)

209 - 216

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.