Title
Detection on erroneous configurations in a circuit topology
Authors
[ 1 ] Instytut Elektrotechniki i Elektroniki Przemysłowej, Wydział Elektryczny, Politechnika Poznańska | [ P ] employee
Year of publication
2014
Chapter type
paper
Publication language
english
Pages (from - to)
36 - 36
This website works thanks to the software SINUS
created by Poznan Supercomputing and Networking Center
Log in through eKonto to add to SIS