Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Chapter

Download BibTeX

Title

FPGA chips as a hardware simulator for multiplane log2N switching fabrics

Authors

[ 1 ] Instytut Sieci Teleinformatycznych, Wydział Informatyki i Telekomunikacji, Politechnika Poznańska | [ P ] employee

Scientific discipline (Law 2.0)

[2.3] Information and communication technology

Year of publication

2020

Chapter type

chapter in monograph / paper

Publication language

english

DOI

10.34385/proc.64.ICTF2020_paper_12

URL

https://www.ieice.org/publications/proceedings/summary.php?expandable=8&iconf=ICTF&session_num=ICTF_1&number=ICTF2020_paper_12&year=2020

Book

ICTF 2020 IEICE Information and Communication Technology Forum

Presented on

IEICE Information and Communication Technology Forum ICTF 2020, 10-12.09.2020, Niš, Serbia

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.