FPGA implementation of reverse residue conversion based on the new Chinese Remainder Theorem II – Part II – experimental results
2012
scientific article
english
- FPGA
- Residue Number System
- RNS
- Chinese Remainder Theorem
- CRT
- New CRT II
EN This work describes a hardware realization of the converter of numbers from the Residue Number System (RNS) to the binary system. The converter is based on the new form of the Chinese Remainder Theorem (CRT) termed the New CRT II. The theoretical aspects of conversion by this method have been described in Part I. The implementation of the converter has been carried out in the Xilinx FPGA environment. The general architecture of the system is shown, also the realizations of the selected blocks of the converter are described. The hardware amount and attainable pipelining rate are given. The converter has been realized for the RNS base composed of eight 5-bit moduli that gives the dynamic range of about 37 bits.
139 - 147