FPGA emulator of switched reluctance motor in a FIL structure
[ 1 ] Instytut Automatyki i Inżynierii Informatycznej, Wydział Elektryczny, Politechnika Poznańska | [ P ] pracownik
2016
artykuł naukowy
angielski
- FPGA
- FIL
- rapid prototyping
- modelling
- SRM
- HDL coder
- control system
- electric drive
- cosimulation
EN The use of FPGA platform in power section emulation of switched reluctance motor is presented in the article. Emulation of the power part gives many advantages in the means of rapid prototyping. Power section of the electric drive is expensive and thus need to be protected from damage. Evaluating of complicated control algorithms gives a risk to damage in the real system even if some simulation tests were made before. Introducing FPGA in the loop gives opportunity to minimize such a failure. FIL system would be time efficient when using new features of CAD/CAM simulation systems that are able to convert selected part of the system model to the FPGA environment. The article presents this process in the example of SRM drive. Model equation and its block structure are introduced. Then the way to the FIL implementation in details is shown with appropriate IDE configuration, block model adaptation and run example.
289 - 300
publiczny
9