Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.


Download BibTeX


Parallel uniform random number generator in FPGA


[ 1 ] Wydział Elektryczny, Politechnika Poznańska | [ 2 ] Instytut Automatyki i Inżynierii Informatycznej, Wydział Elektryczny, Politechnika Poznańska | [ D ] phd student | [ P ] employee

Year of publication


Published in

Computer Applications in Electrical Engineering

Journal year: 2014 | Journal volume: vol. 12

Article type

scientific article

Publication language


  • random number generator
  • uniform noise
  • logic functions

EN The article presents approach to implementation of random number generator in FPGA unit. The objective was to select a generator with good properties (correlation values and fidelity of probability density function were taken into account). During the design focused on logical elements so that the pseudo-random number generation time depend only on the electrical properties of the system. The results are positive, because the longest time determining the pseudorandom number was 16.7ns for the “slow model” of the FPGA and 7.3ns for “fast model”, while one clock cycle lasts 20ns. Additionally the parallel random number generator has been proposed, composed of 10 simple generator modules. After modules connecting, maximum time for generation of 10 random numbers was equal 41.0ns for the “slow model” and 16.6ns for the “fast model”.

Pages (from - to)

399 - 406

Ministry points / journal


This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.