A hybrid chaos-based pseudo-random bit generator in VHDL-AMS
[ 1 ] Katedra Inżynierii Komputerowej, Wydział Informatyki, Politechnika Poznańska | [ P ] employee
2014
paper
english
- pseudo-random bit generator
- hybrid chaotic cryptography
- Chua circuit
- discrete chaotic map
- VHDL-AMS
- nonlinear circuits
EN A new pseudo-random bit generator with an increased level of security and possible resistance to hacker attacks is presented. The generator is based on hybrid (analog and digital) chaotic systems. We also use the VHDL-AMS language in modeling of both the chaotic systems and generator. The 0/1 test for chaos is applied to evaluate the generator's performance.
435 - 438
WoS (15)