Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Chapter

Download BibTeX

Title

Wide-Sense Nonblocking Converting-Space-Converting Switching Node Architecture under XsVarSLOT Algorithm

Authors

[ 1 ] Wydział Elektroniki i Telekomunikacji, Politechnika Poznańska | [ 2 ] Katedra Sieci Telekomunikacyjnych i Komputerowych, Wydział Elektroniki i Telekomunikacji, Politechnika Poznańska | [ D ] phd student | [ P ] employee

Scientific discipline (Law 2.0)

[2.3] Information and communication technology

Year of publication

2019

Chapter type

chapter in monograph / paper

Publication language

english

Keywords
EN
  • wide-sense nonblocking
  • switching networks
  • optical switching
  • time-division switching
DOI

10.1109/HPSR.2019.8808115

URL

https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8808115

Book

IEEE 20th International Conference on High Performance Switching and Routing (HPSR 2019)

Presented on

20th International Conference on High Performance Switching and Routing (HPSR 2019), 26-29.05.2019, Xi'an, China

License type

other

Ministry points / chapter

20

Ministry points / conference (CORE)

20

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.