Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Chapter

Download BibTeX

Title

Programmable clock signal generators for SC structures

Authors

[ 1 ] Katedra Sterowania i Inżynierii Systemów (KI), Wydział Informatyki i Zarządzania, Politechnika Poznańska | [ P ] employee

Year of publication

2006

Chapter type

paper

Publication language

english

Pages (from - to)

369 - 373

Book

Mixed Design of Integrated Circuits and Systems, MIXDES 2006 : proceedings of the International Conference, Gdynia, Poland, 22-24 June 2006

Presented on

13th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2006, 22-24.06.2006, Gdynia, Polska

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.