On implementation of FFT processor in Xilinx FPGA using high-level synthesis
2020
artykuł naukowy
angielski
- Fast Fourier Transform Processor
- FPGA
- high-level synthesis
EN The paper presents results of the high level synthesis of an 1024-point radix-2 FFT processors in Xilinx Vivado FPGA environment. The use of various directives controlling the synthesis process is examined. The results indicate that using the proper set of directives the latency of the processor can be reduced by 95% from about 35k for the default parameters to 1.5k cycles after optimizations.
17 - 33
publiczny
5
5