SIS PUT | Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Menu

Scientific Information System of the Poznań University of Technology

PL EN

Main page / Publications / Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Submit a comment

Chapter

Download BibTeX

Title

Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Authors

Paweł Śniatała (WI) ^{[ 1 ][ P ]}
Andrzej Handkiewicz (WI) ^{[ 1 ][ P ]}
Mariusz Naumowicz (WI) ^{[ 1 ][ P ]}
Szymon Szczęsny (WI) ^{[ 1 ][ P ]}
Michał Melosik (WI) ^{[ 1 ][ P ]}
Piotr Katarzyński (WI) ^{[ 1 ][ P ]}
Marek Kropidłowski (WI) ^{[ 1 ][ P ]}

^{[ 1 ]} Katedra Inżynierii Komputerowej, Wydział Informatyki, Politechnika Poznańska | ^{[ P ]} employee

Year of publication

2013

Chapter type

paper

Publication language

english

Pages (from - to)

198 - 203

Book

MIXDES 2013 : Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, Gdynia, Poland, 20-22 June 2013

Presented on

20th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2013, 20-22.06.2013, Gdynia, Poland

System created by Poznań University of Technology and Poznan Supercomputing and Networking Center

Log in through eKonto to add to SIS

This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.