Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Paweł Śniatała; Andrzej Handkiewicz; Mariusz Naumowicz; Szymon Szczęsny; Michał Melosik; Piotr Katarzyński; Marek Kropidłowski

Scientific Information System of the Poznań University of Technology

PL EN

Main page / Publications / Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Submit a comment

Chapter

Download BibTeX

Title

Automated design of Switched-Current Sigma-delta modulator with a new comparator structure

Authors

Paweł Śniatała (WI) ^{[ 1 ][ P ]}
Andrzej Handkiewicz (WI) ^{[ 1 ][ P ]}
Mariusz Naumowicz (WI) ^{[ 1 ][ P ]}
Szymon Szczęsny (WI) ^{[ 1 ][ P ]}
Michał Melosik (WI) ^{[ 1 ][ P ]}
Piotr Katarzyński (WI) ^{[ 1 ][ P ]}
Marek Kropidłowski (WI) ^{[ 1 ][ P ]}

^{[ 1 ]} Katedra Inżynierii Komputerowej, Wydział Informatyki, Politechnika Poznańska | ^{[ P ]} employee

Year of publication

2013

Chapter type

paper

Publication language

english

Keywords

EN

Switched-Current
VHDL-AMS
Sigma-Delta Modulator

Abstract

EN The paper presents a VHDL-AMS based approach to the Switched-Current (SI) Sigma-Delta Modulator design. EDA tools are presented, which translate the prototype VHDL-AMS description into SI realization. Another tool helps the designer to create the layout. The paper also describes a new proposed current mode comparator, which is used in the design. Postlayout simulation results are presented.

Pages (from - to)

198 - 203

URL

https://ieeexplore.ieee.org/document/6613340

Book

MIXDES 2013 : Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, Gdynia, Poland, 20-22 June 2013

Presented on

20th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2013, 20-22.06.2013, Gdynia, Poland

System created by Poznań University of Technology and Poznan Supercomputing and Networking Center

Log in through eKonto to add to SIS