Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.


Download BibTeX


Analog, Programmable Switched Capacitor FIR Filter Based on Rotator Architecture Implemented in CMOS Technology


[ 1 ] Instytut Automatyki i Robotyki, Wydział Automatyki, Robotyki i Elektrotechniki, Politechnika Poznańska | [ 2 ] Wydział Automatyki, Robotyki i Elektrotechniki, Politechnika Poznańska | [ P ] employee | [ S ] student

Scientific discipline (Law 2.0)

[2.2] Automation, electronics, electrical engineering and space technology

Year of publication


Chapter type

chapter in monograph / paper

Publication language


  • finite impulse response filter
  • switched capacitor technique
  • ASIC
  • CMOS
  • analog circuit design

EN The paper presents project and its verification of a prototype integrated circuit containing an analog, programmable finite impulse response (FIR) filter, implemented in CMOS 350 nm technology. The structure of the filter is based on the switched capacitor technique. In circuits of this type, one of main challenges is an efficient implementation of filter coefficients, which result from several factors described in this work. When implementing such filters as programmable circuits, the values of their coefficients have to be limited to a selected range, i.e. a given resolution in bits. In the implemented prototype filter, the filter coefficients are represented by 6 bits in sign-magnitude notation, so they can take 63 different values only. In such filters, it is not possible to directly implement any frequency response of the filter. Each time, it is necessary to properly round the theoretical values of the coefficients so that they fit into the available range of discrete values resulting from the implementation. The authors of the work designed an algorithm that allows such matching. The paper also presents results of measurements of the prototype chip.

Date of online publication


Pages (from - to)

201 - 206





SPA 2023 Signal Processing : Algorithms, Architectures, Arrangements, and Applications : Conference Proceedings, Poznan, 20th-22nd September 2023

Presented on

SPA 2023 26th IEEE Signal Processing - Algorithms, Architectures, Arrangements, and Applications, 20-22.09.2023, Poznań, Polska

Ministry points / chapter


This website uses cookies to remember the authenticated session of the user. For more information, read about Cookies and Privacy Policy.